UET Taxila

University of Engineering and Technology, Taxila


UET Taxila

Digital Integrated Circuits

Aim

This course aims at providing a thorough knowledge of physical constraints and limitations at transistor and interconnect level in the design of digital integrated circuits which is important to understand for both full-custom and high level digital ASIC designers. The course is based on extensive problem solving and analysis, simulation and design of digital integrated circuits in CMOS technologies in CAD/EDA environment.

Course Learning Outcome

At the end of the course, the passing students must be able to,
  • Describe the influence of varying intrinsic/extrinsic physical model parameters of MOSFET in a digital gate/circuit with respect to dynamic behavior, propagation delay, power/energy consumption and area
  • Analyze and implement
    • digital gates and sequential circuits for different logic style/topologies using the CMOS technologies and
    • electrical wire/interconnect parasitic models
  • Describe arithmetic building blocks (adders, multipliers, shifters) based on basic digital functions and analyze power/ speed trade-offs in data-path structures which use sequential circuits as well
  • Demonstrate digital circuit design using EDA/CAD tools for schematic capture, spice simulation and layout

Course Contents

  • A review of MOSFET manufacturing process and basic design rules for layout
  • Device models for hand-analysis and spice simulations of diode and MOSFET
  • Static and dynamic behavior of inverter
  • Design of combinational logic gates using static and dynamic logic families
  • Design of static and dynamic latches/registers, pulse/sense-amplifier based register circuits
  • Understanding capacitive, resistive and inductive parasitic and transmission line effects in electrical wire/interconnect models
  • Timing issues in synchronous/asynchronous digital circuits and clock tree structures
  • Design of digital arithmetic blocks for data-path structures in digital processors using elementary logic functions
  • Digital ASIC implementation strategies from logic synthesis to layout
  • Performance analysis such as power/energy consumption, silicon area and speed

Text book

Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, "Digital Integrated Circuits", Prentice Hall, Second Edition (International edition), ISBN 0-13-120764-4

Courses


 

 
Ulfat Hussain,  Web Manager, [email protected], University of Engineering and Technology, Taxila


Last Updated: 22nd March, 2021

Cadence is a registered trademark of Cadence Design Systems, Inc., Seely Avenue, San Jose, CA 95314.

 

About the university

The University campus is located on the outskirts of Taxila at a distance of 5 km from the city. It is situated near railway station Mohra Shah Wali Shah on Taxila-Havelian branch line....

Important websites

HEC Pakistan
Higher Education Commission Pakistan
PEC Pakistan
Pakistan Engineering Council

About Institute of Applied Technologies.

The Institute of Applied Technologies....
 
UET Taxila